Re: synchronization without hardware support

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Thu, Jan 01, 2004 at 08:51:35AM +0200, Nir Tzachar wrote:
> > those generally fall apart if the cpu also has a cpu store buffer and a
> > weakly ordered memory model ;)
> if you referred to one of the mentioned algorithms, can you please explain?

a cpu with a store buffer and a weakly ordered memory model will not have
it's writes to memory visible to other cpus without explicit
synchronisation...... 

Attachment: pgp00521.pgp
Description: PGP signature


[Index of Archives]     [Newbies FAQ]     [Linux Kernel Mentors]     [Linux Kernel Development]     [IETF Annouce]     [Git]     [Networking]     [Security]     [Bugtraq]     [Yosemite]     [MIPS Linux]     [ARM Linux]     [Linux RAID]     [Linux SCSI]     [Linux ACPI]
  Powered by Linux