Re: smp and cache

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



>>>>> "Nir" == Nir Tzachar <tzachar@cs.bgu.ac.il> writes:
    Nir> lets say we're talking about UMA machines. since each cpu's cache maps the
    Nir> same memory, when one of them dirties its cache, all caches need to be
    Nir> replenished (when containing the same address...) .
    Nir> so, to avoid this, when the data structures are aligned to different
    Nir> cache lines, no thrashing takes place.
    Nir> am i correct?

yes
--
Kernelnewbies: Help each other learn about the Linux kernel.
Archive:       http://mail.nl.linux.org/kernelnewbies/
FAQ:           http://kernelnewbies.org/faq/



[Index of Archives]     [Newbies FAQ]     [Linux Kernel Mentors]     [Linux Kernel Development]     [IETF Annouce]     [Git]     [Networking]     [Security]     [Bugtraq]     [Yosemite]     [MIPS Linux]     [ARM Linux]     [Linux RAID]     [Linux SCSI]     [Linux ACPI]
  Powered by Linux