hii all,
can somebody clear me on this.. what exactly is a memory barrier
?? AFAIK .. it is used to commit writes to _memory_ (cacheable)
before doing a crucial read op.
secondly in the IA32 and PPC processor how is it implemented
???? i saw the generated assembly of a simple source ---
main(){
/* Barrier */
__asm__ __volatile__ ("" : : :"memory"); // i think i dont need
the __volatile__ here ..
}
and the assembly source didnt show me nething in either of the
cases (PPC / IA32).
can somebody clarify ??
thanx in advance ..
Nishant
__________________________________________________________
Give your Company an email address like
ravi @ ravi-exports.com. Sign up for Rediffmail Pro today!
Know more. http://www.rediffmailpro.com/signup/
--
Kernelnewbies: Help each other learn about the Linux kernel.
Archive: http://mail.nl.linux.org/kernelnewbies/
FAQ: http://kernelnewbies.org/faq/
