[PATCH 07/12] MIPS: BRIDGE: Add XBRIDGE revs and SWAP bit

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



From: Joshua Kinard <kumba@xxxxxxxxxx>

Add macros for the two known XBRIDGE revisions commonly found on IP35
hardware.  Both macros are sourced from the IA64 copy of bridge.h from
Linux-2.4.18.  Additionally, per the XBRIDGE ASIC specification, bit 55
of the Crosstalk address selects whether to use byte-swapping or not on
the XBRIDGE.

Signed-off-by: Joshua Kinard <kumba@xxxxxxxxxx>
---
 arch/mips/include/asm/pci/bridge.h | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/mips/include/asm/pci/bridge.h b/arch/mips/include/asm/pci/bridge.h
index 3c214feab772..f173875b4233 100644
--- a/arch/mips/include/asm/pci/bridge.h
+++ b/arch/mips/include/asm/pci/bridge.h
@@ -484,6 +484,8 @@ struct bridge_widget {
 #define BRIDGE_REV_B			0x2
 #define BRIDGE_REV_C			0x3
 #define BRIDGE_REV_D			0x4
+#define XBRIDGE_REV_A			0x1
+#define XBRIDGE_REV_B			0x2
 
 /* Bridge widget status register bits definition */
 #define BRIDGE_STAT_LLP_REC_CNT		GENMASK(31, 24)
@@ -937,6 +939,7 @@ struct bridge_err_cmdword_s {
 #define PCI64_ATTR_PREC		BIT_ULL(58)	/* Precise */
 #define PCI64_ATTR_VIRTUAL	BIT_ULL(57)	/* Virtual Request */
 #define PCI64_ATTR_BAR		BIT_ULL(56)	/* Barrier */
+#define PCI64_ATTR_SWAP		BIT_ULL(55)	/* Byte swap (XBRIDGE) */
 #define PCI64_ATTR_RMF_MASK	GENMASK_ULL(55, 48)
 #define PCI64_ATTR_RMF_SHFT	48
 
-- 
2.11.1





[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux