Re: [PATCH 5/9] MIPS: Loongson-1A: workaround of pll register's write-only property

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 18/05/2016 12:56, Binbin Zhou wrote:

> diff --git a/arch/mips/loongson32/common/platform.c b/arch/mips/loongson32/common/platform.c
> index 24f35b6..0c3c608 100644
> --- a/arch/mips/loongson32/common/platform.c
> +++ b/arch/mips/loongson32/common/platform.c
> @@ -62,9 +62,15 @@ struct platform_device ls1x_uart_pdev = {
>  
>  void __init ls1x_serial_set_uartclk(struct platform_device *pdev)
>  {
> -	struct clk *clk;
> +	u32 ls1x_uartclk;
>  	struct plat_serial8250_port *p;
>  
> +#ifdef CONIFG_CPU_LOONGSON1A

CONIFG? :-)




[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux