[PATCH 0/4] MIPS R6 fixes for 4.0

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi,

A few R6 fixes for 4.0.

Please consider applying them in time for Linux 4.0

Markos Chandras (4):
  MIPS: asm: r4kcache: Use correct base register for MIPS R6 cache
    flushes
  MIPS: asm: spinlock: Fix addiu instruction for R10000_LLSC_WAR case
  MIPS: kernel: entry.S: Set correct ISA level for mips_ihb
  MIPS; asm: bitops: Add missing ISA levels for MIPS R6

 arch/mips/include/asm/bitops.h   |  3 ++
 arch/mips/include/asm/r4kcache.h | 88 ++++++++++++++++++++--------------------
 arch/mips/include/asm/spinlock.h |  2 +-
 arch/mips/kernel/entry.S         |  3 +-
 4 files changed, 50 insertions(+), 46 deletions(-)

-- 
2.3.1






[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux