Re: [PATCH 1/2] Fix cache flushing on Loongson 2

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi,

On Wed, Dec 25, 2013 at 03:04:21PM +0100, Petr Písař wrote:
> This bug was introduced by an unintended branch swap in commit
> 14bd8c082016cd1f67fdfd702e4cf6367869a712 (MIPS: Loongson:
> Get rid of Loongson 2 #ifdefery all over arch/mips).

Fixes for both of these issues have been already sent earlier, see the
following patches:

http://marc.info/?l=linux-mips&m=138575576803890&w=2
http://marc.info/?l=linux-mips&m=138575575002599&w=2

A.


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux