[PATCH 4/5] MIPS: Generate OCTEON3 TLB handlers with the same features as OCTEON2.
[
Date Prev
][
Date Next
][
Thread Prev
][
Thread Next
][
Date Index
][
Thread Index
]
To
:
linux-mips@xxxxxxxxxxxxxx
,
ralf@xxxxxxxxxxxxxx
Subject
: [PATCH 4/5] MIPS: Generate OCTEON3 TLB handlers with the same features as OCTEON2.
From
: David Daney <
ddaney.cavm@xxxxxxxxx
>
Date
: Mon, 29 Jul 2013 15:07:03 -0700
Cc
: David Daney <
david.daney@xxxxxxxxxx
>
In-reply-to
: <
1375135624-30950-1-git-send-email-ddaney.cavm@gmail.com
>
Original-recipient
: rfc822;
linux-mips@xxxxxxxxxxxxxx
From: David Daney <david.daney@xxxxxxxxxx>
References
:
[PATCH 0/5] MIPS: Add support for OCTEON III based SoCs.
From:
David Daney
Prev by Date:
[PATCH 3/5] MIPS: Use r4k_wait for OCTEON3 CPUs.
Next by Date:
[PATCH 5/5] MIPS: OCTEON: Set L1 cache parameters for OCTEON3 CPUs.
Previous by thread:
[PATCH 3/5] MIPS: Use r4k_wait for OCTEON3 CPUs.
Next by thread:
[PATCH 5/5] MIPS: OCTEON: Set L1 cache parameters for OCTEON3 CPUs.
Index(es):
Date
Thread
[Index of Archives]
[Linux MIPS Home]
[LKML Archive]
[Linux ARM Kernel]
[Linux ARM]
[Linux]
[Git]
[Yosemite News]
[Linux SCSI]
[Linux Hams]
