[PATCH] MIPS: sead3: Fix incorrect values for soft reset.

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



The soft reset register address and reset value to be written to
the register are incorrect for the SEAD-3 platform. This patch
fixes them such that the SEAD-3 can actually perform a soft reset
instead of causing a NMI exception.

Signed-off-by: Steven J. Hill <Steven.Hill@xxxxxxxxxx>
---
 arch/mips/include/asm/mips-boards/generic.h |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/arch/mips/include/asm/mips-boards/generic.h b/arch/mips/include/asm/mips-boards/generic.h
index bd9746f..61db690 100644
--- a/arch/mips/include/asm/mips-boards/generic.h
+++ b/arch/mips/include/asm/mips-boards/generic.h
@@ -26,8 +26,8 @@
 /*
  * Reset register.
  */
-#define SOFTRES_REG	  0x1f000500
-#define GORESET		  0x42
+#define SOFTRES_REG	  0x1f000050
+#define GORESET		  0x4d
 
 /*
  * Revision register.
-- 
1.7.2.5



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux