Hello. On 30-07-2011 15:04, Jayachandran C wrote:
* Avoid unneeded cache flushes, XLR dcache is fully coherent across CPUs. * add r4k_wait as the cpu_wait * Move load address - the current value wastes space.
This seems like a material for the whole 3 patches... WBR, Sergei
