Re: ebase changed, leads to invalid access of data

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



2010/10/7 wilbur.chan <wilbur512@xxxxxxxxx>:

> any suggestions? Thank you in advance.
>

I think maybe I've got the answer: All cpus shared the same exception
handler, so if it was an invalid address , the linux can fix it

by tlb refilling.  Becasue I have changed the ebase of non-zero cpus
and did not implement TLB handler for them  , the tlb exception


happended from time to time.



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux