Hi. Ralf. I'm Namjae.jeon. nice to meet you. I face cache aliasing problem on mips 34ke. Our target cache is 34kB 4way i/d-cache , 32bytes linesize. As you know, there is possibility of cache aliasing on 8kB per way. But mips arch of kernel mainline can not properly handile this case. For example, highmem handling in __fluash_dcache_page function is just return. So, if argument page is page in highmem, it can not flush in dcache line. I want to listen your opinion. Thanks. 2010/3/23 Minchan Kim <minchan.kim@xxxxxxxxx>: > Hi, Ralf. > > Below is thread long time ago. > At that time, we can't end up the problem by some reason. > Sorry for that. > > The problem would occur, again. > > On Fri, Oct 16, 2009 at 6:24 PM, Ralf Baechle <ralf@xxxxxxxxxxxxxx> wrote: >> On Fri, Oct 16, 2009 at 02:17:19PM +0900, Minchan Kim wrote: >> >>> Many code of kernel fs usually allocate high page and flush. >>> But flush_dcache_page of mips checks PageHighMem to avoid flush >>> so that data consistency is broken, I think. >> >> What processor and cache configuration? >> >>> I found it's by you and Atsushi-san on 585fa724. >>> Why do we need the check? >>> Could you elaborte please? >> >> The if statement exists because __flush_dcache_page would crash if a page >> is not mapped. This of course isn't correct but that wasn't a problem >> since highmem still is only supported on machines that don't have aliases. >> >> Ralf >> > > Our system is following as. > > mips 34ke > primary i-cache 32kB VIPT 4way 32 byte line size. > primary d-cache 32kB 4way 32 bytes linesize > > If you have further questions, Namjae, Could you follow question of Ralf? > > -- > Kind regards, > Minchan Kim >
