Re: [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

To: Kevin Cernekee <cernekee@xxxxxxxxx>
Subject: Re: [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines
From: Ralf Baechle <ralf@xxxxxxxxxxxxxx>
Date: Wed, 23 Sep 2009 23:20:03 +0100
Cc: linux-mips@xxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx
In-reply-to: <de70b67245e012ab0c11b520a721989b@localhost>
User-agent: Mutt/1.5.19 (2009-01-05)

On Fri, Sep 18, 2009 at 07:12:45PM -0700, Kevin Cernekee wrote:

> This extends commit a8ca8b64e3fdfec17679cba0ca5ce6e3ffed092d to cover
> the board cache code.
> 
> Signed-off-by: Kevin Cernekee <cernekee@xxxxxxxxx>

Thanks Kevin, applied.

  Ralf

References:
- [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines
  - From: Kevin Cernekee

Prev by Date: Re: [PATCH] When complaining about attempting to set the irq affinity to multiple cpus,
Next by Date: MIPS: Alchemy build broken in latest linus-git
Previous by thread: [PATCH] MIPS: Avoid destructive invalidation on partial L2 cachelines
Next by thread: [PATCH 3/3] Fix typo "enalbe" -> "enable"
Index(es):
- Date
- Thread

[Index of Archives] [Linux MIPS Home] [LKML Archive] [Linux ARM Kernel] [Linux ARM] [Linux] [Git] [Yosemite News] [Linux SCSI] [Linux Hams]

Powered by Linux