[MIPS, 2.6.16, PATCH] Re-enable sync instruction for non-R2 CPUs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



This patch re-enables the use of sync instructions for non-R2 CPUs.
It is only relevant for the linux-2.6.16-stable branch.


Signed-off-by: Thiemo Seufer <ths@xxxxxxxxxxxx>

diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
index 3995d45..b3739ed 100644
--- a/arch/mips/Kconfig
+++ b/arch/mips/Kconfig
@@ -1585,12 +1585,12 @@ config CPU_MIPSR2_IRQ_EI
 	   controller to allow fast dispatching from many possible interrupt
 	   sources. Say N unless you know that external interrupt support is
 	   required.
+endmenu
 
 config CPU_HAS_SYNC
 	bool
 	depends on !CPU_R3000
 	default y
-endmenu
 
 #
 # Use the generic interrupt handling code in kernel/irq/:


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux