QUESTION YAMON's uart3 of au1100

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hello!

I have a question about initialization of YAMON's uart3 of au1100.
BFC00000(BOOTLOC) is read by processing delay3.
Why BFC00000?


#define BOOTLOC (*(volatile unsigned int *)0xbfc00000)
int delay3(int n)
{
int i, j, v;
for( i = 0; i < n; ++i )
{
for( j = 0; j < 1000; ++j )
v += BOOTLOC;
}
return v;
}
void init_uart3()
{
uart3.uart_module_control = UART_CE; // disable the module, enable the
clocks
delay3(100); // 100 ms delay
uart3.uart_module_control = UART_CE | UART_ME; // enable the module
delay3(100); // delay another 100 ms
uart3.uart_interrupt_enable = 0; // disable interrupts
uart3.uart_fifo_control = UART_TR | UART_RR; // reset the receiver and
transmitter
uart3.uart_line_control = UART_WORD_8 | UART_NO_PARITY | UART_STOP_1;
uart3.uart_clock_divider = 156;
setbrg3(396000000,2); // set baud rate for default cpu clock
delay3(100);
}

Regards,
Nyauyama.



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux