Re: [PATCH]PCI on SWARM

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



>>>>> "Maciej" == Maciej W Rozycki <macro@xxxxxxxxxxxxxx> writes:

Maciej> On Fri, 15 Oct 2004, Ralf Baechle wrote:
>> Sure, go ahead.  This btw should match with the pci_controller
>> definition which is looking fishy also.

Maciej>  Tough.  Both the PCI memory and the PCI I/O spaces are mapped
Maciej> in several areas, depending on the byte lane swapping policy
Maciej> needed and whether 64-bit addressing is feasible or not.  We'd
Maciej> need two areas for I/O and four for memory (plus another one
Maciej> for the 40-bit HT address space).

Dual address cycles, ie. 64 bit addressing is fscked on the 1250 from
what I remember. Correct way to work around this is to stick all
physical memory outside the 32 bit space into ZONE_HIGHMEM - had a
patch for 2.4, but I lost it ages ago ;-(

One can just hope Broadcom will learn how to make chips some day ;-(

Regards,
Jes


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux