Re: gcc support of mips32 release 2

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Fri, Mar 19, 2004 at 11:42:11AM +0100, Geert Uytterhoeven wrote:

> > Take a look at the 68020 to see where instruction set madness can lead:
> >
> > 	movel	([42, a0, d0.2*2],123), ([43, a0, d0.2*2], 22)
> > 	bfextu	([42, a0, d0.2*2],123){8:8}, d2
> 
> These instructions didn't complete in 1 cycle, while the new RISCies do.

That's the point, they went overboard with their C^2ISC philosophy.  These
instructions were more or less unusable by compilers of the time and the
given the rarity were not the most performant instructions of the
architecture either, so made sense only relativly rarely.  So in the end
the didn't get it right in the beginning which lead to the removal of the
instruction in 060, if I recall right.

  Ralf


[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux