On Tue, Feb 03, 2004 at 12:42:53PM +0100, Dominik 'Rathann' Mierzejewski wrote: > On Tue, Feb 03, 2004 at 12:39:28PM +0100, Ralf Baechle wrote: > [...] > > Jorik was so friendly to track down the patch in CVS that broke the R4600 > > V1.7 back in time. With that as a start it was fairly easy to isolate the > > problem further. Seems we became victim of some erratum that affects the > > operation of indexed I-cache flushes only. Last night I commited a patch > > that provides an optimized solution for the problem. > > I assume it's safe to test it now? I'll build it for my R4600 V2.0 and > report in a while. Stay tuned. 2.0 requires different workarounds which are already in place and functional since quite some time. We still lacking a fix for one important erratum of the 2.0 but it seems pretty stable without. Chip revs later than 2.0 do identify as 2.0 so if you're lucky your processor is actually a post-2.0 and working just fine ... Ralf
