[Patch] SB1 cache exception handler fails to compile [arch/mips/mm/cex-sb1.S]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



The recent update to arch/mips/mm/cex-sb1.S (1.13) adds an include for
<asm/processor.h> unnecessarily. This include file defines C structs and
the like which the assembler chokes upon.

Kevin
-- 
Kevin Paul Herbert <kph@cisco.com>
cisco Systems, Inc.


Index: arch/mips/mm/cex-sb1.S
===================================================================
RCS file: /home/cvs/linux/arch/mips/mm/cex-sb1.S,v
retrieving revision 1.13
diff -u -r1.13 cex-sb1.S
--- arch/mips/mm/cex-sb1.S	14 Jan 2004 18:46:21 -0000	1.13
+++ arch/mips/mm/cex-sb1.S	15 Jan 2004 18:55:28 -0000
@@ -23,7 +23,6 @@
 #include <asm/mipsregs.h>
 #include <asm/stackframe.h>
 #include <asm/cacheops.h>
-#include <asm/processor.h>
 #include <asm/sibyte/board.h>
 
 #define C0_ERRCTL     $26             /* CP0: Error info */





[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux