[PATCH 2.5] disable interrupts in entry.S

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hi,

	A mtc0 is missing in entry.S to disable interrupts while doing
ret_from_irq, ret_from_exception and resume_userspace.

Vivien.

Index: arch/mips64/kernel/entry.S
===================================================================
RCS file: /home/cvs/linux/arch/mips64/kernel/entry.S,v
retrieving revision 1.23
diff -u -r1.23 entry.S
--- arch/mips64/kernel/entry.S	9 Jan 2003 19:25:15 -0000	1.23
+++ arch/mips64/kernel/entry.S	4 Feb 2003 20:59:33 -0000
@@ -29,6 +29,7 @@
 		mfc0	t0, CP0_STATUS		# make sure need_resched and
 		ori	t0, t0, 1		# signals dont change between
 		xori	t0, t0, 1		# sampling and return
+		mtc0	t0, CP0_STATUS
 		SSNOP; SSNOP; SSNOP
 
 		LONG_L	a2, TI_FLAGS($28)



[Index of Archives]     [Linux MIPS Home]     [LKML Archive]     [Linux ARM Kernel]     [Linux ARM]     [Linux]     [Git]     [Yosemite News]     [Linux SCSI]     [Linux Hams]

  Powered by Linux