Re: [PATCH] hwmon: (coretemp) Fix TjMax for Atom N450/D410/D510 CPUs

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 01/17/2010 09:15 AM, Jean Delvare wrote:
On Fri, 15 Jan 2010 18:02:27 -0800, Yuhong Bao wrote:

No matter what chipset or gfx you use with the new Atom chip, the
integrated memory controller (IMC) will always be used. This patch
checks the presence of that IMC. Hope this clarifies.
To be more precise, Pine Trail Atoms integrate the entire northbridge, including the integrated graphics and the memory controller into the CPU, and there is a DMI connection to the southbridge, which is the Intel NM10, that is NOT integrated.

What prevents another vendor from selling a compatible south bridge
then?

Nothing (other than licensing for the DMI bus, see NVIDIA and the problems this creates for their ION chipset). I'm assuming this patch is checking for the host bridge device though, that is integrated into the CPU and would always be present.


I start believing that we'd rather identify these Atom models using
CPUID rather than a PCI device.



_______________________________________________
lm-sensors mailing list
lm-sensors@xxxxxxxxxxxxxx
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors

[Index of Archives]     [Linux Kernel]     [Linux Hardware Monitoring]     [Linux USB Devel]     [Linux Audio Users]     [Linux Kernel]     [Linux SCSI]     [Yosemite Backpacking]

  Powered by Linux