From: Viktor Barna <viktor.barna@xxxxxxxxxx>
(Part of the split. Please, take a look at the cover letter for more
details).
Signed-off-by: Viktor Barna <viktor.barna@xxxxxxxxxx>
---
.../wireless/celeno/cl8k/reg/reg_lcu_phy.h | 92 +++++++++++++++++++
1 file changed, 92 insertions(+)
create mode 100644 drivers/net/wireless/celeno/cl8k/reg/reg_lcu_phy.h
diff --git a/drivers/net/wireless/celeno/cl8k/reg/reg_lcu_phy.h b/drivers/net/wireless/celeno/cl8k/reg/reg_lcu_phy.h
new file mode 100644
index 000000000000..b59f327ff6a4
--- /dev/null
+++ b/drivers/net/wireless/celeno/cl8k/reg/reg_lcu_phy.h
@@ -0,0 +1,92 @@
+/* SPDX-License-Identifier: MIT */
+/* Copyright(c) 2019-2021, Celeno Communications Ltd. */
+
+#ifndef CL_REG_LCU_PHY_H
+#define CL_REG_LCU_PHY_H
+
+#include <linux/types.h>
+#include "reg/reg_access.h"
+#include "hw.h"
+
+#define REG_LCU_PHY_BASE_ADDR 0x0048E000
+
+/*
+ * @brief LCU_CH_0_STOP register definition
+ * <pre>
+ * Bits Field Name Reset Value
+ * ----- ------------------ -----------
+ * 00 CH0_STOP 0
+ * </pre>
+ */
+#define LCU_PHY_LCU_CH_0_STOP_ADDR (REG_LCU_PHY_BASE_ADDR + 0x00000070)
+#define LCU_PHY_LCU_CH_0_STOP_OFFSET 0x00000070
+#define LCU_PHY_LCU_CH_0_STOP_INDEX 0x0000001C
+#define LCU_PHY_LCU_CH_0_STOP_RESET 0x00000000
+
+static inline void lcu_phy_lcu_ch_0_stop_set(struct cl_hw *cl_hw, u32 value)
+{
+ cl_reg_write(cl_hw, LCU_PHY_LCU_CH_0_STOP_ADDR, value);
+}
+
+/* Field definitions */
+#define LCU_PHY_CH_0_STOP_BIT ((u32)0x00000001)
+#define LCU_PHY_CH_0_STOP_POS 0
+
+#define LCU_PHY_CH_0_STOP_RST 0x0
+
+static inline void lcu_phy_lcu_ch_0_stop_ch_0_stop_setf(struct cl_hw *cl_hw, u8 ch0stop)
+{
+ ASSERT_ERR((((u32)ch0stop << 0) & ~((u32)0x00000001)) == 0);
+ cl_reg_write(cl_hw, LCU_PHY_LCU_CH_0_STOP_ADDR, (u32)ch0stop << 0);
+}
+
+/*
+ * @brief LCU_CH_1_STOP register definition
+ * <pre>
+ * Bits Field Name Reset Value
+ * ----- ------------------ -----------
+ * 00 CH1_STOP 0
+ * </pre>
+ */
+#define LCU_PHY_LCU_CH_1_STOP_ADDR (REG_LCU_PHY_BASE_ADDR + 0x00000074)
+#define LCU_PHY_LCU_CH_1_STOP_OFFSET 0x00000074
+#define LCU_PHY_LCU_CH_1_STOP_INDEX 0x0000001D
+#define LCU_PHY_LCU_CH_1_STOP_RESET 0x00000000
+
+static inline void lcu_phy_lcu_ch_1_stop_set(struct cl_hw *cl_hw, u32 value)
+{
+ cl_reg_write(cl_hw, LCU_PHY_LCU_CH_1_STOP_ADDR, value);
+}
+
+/* Field definitions */
+#define LCU_PHY_CH_1_STOP_BIT ((u32)0x00000001)
+#define LCU_PHY_CH_1_STOP_POS 0
+
+#define LCU_PHY_CH_1_STOP_RST 0x0
+
+static inline void lcu_phy_lcu_ch_1_stop_ch_1_stop_setf(struct cl_hw *cl_hw, u8 ch1stop)
+{
+ ASSERT_ERR((((u32)ch1stop << 0) & ~((u32)0x00000001)) == 0);
+ cl_reg_write(cl_hw, LCU_PHY_LCU_CH_1_STOP_ADDR, (u32)ch1stop << 0);
+}
+
+/*
+ * @brief LCU_SW_RST register definition
+ * <pre>
+ * Bits Field Name Reset Value
+ * ----- ------------------ -----------
+ * 00 SW_RST 0
+ * </pre>
+ */
+
+#define LCU_PHY_LCU_SW_RST_ADDR (REG_LCU_PHY_BASE_ADDR + 0x00000154)
+#define LCU_PHY_LCU_SW_RST_OFFSET 0x00000154
+#define LCU_PHY_LCU_SW_RST_INDEX 0x00000055
+#define LCU_PHY_LCU_SW_RST_RESET 0x00000000
+
+static inline void lcu_phy_lcu_sw_rst_set(struct cl_hw *cl_hw, u32 value)
+{
+ cl_reg_write(cl_hw, LCU_PHY_LCU_SW_RST_ADDR, value);
+}
+
+#endif /* CL_REG_LCU_PHY_H */
--
2.30.0
________________________________
The information transmitted is intended only for the person or entity to which it is addressed and may contain confidential and/or privileged material. Any retransmission, dissemination, copying or other use of, or taking of any action in reliance upon this information is prohibited. If you received this in error, please contact the sender and delete the material from any computer. Nothing contained herein shall be deemed as a representation, warranty or a commitment by Celeno. No warranties are expressed or implied, including, but not limited to, any implied warranties of non-infringement, merchantability and fitness for a particular purpose.
________________________________
