On Friday 08 November 2013 18:33:19 Adrian Chadd wrote: > Hm, is the 0x5 chainmask triggering the ALT_CHAIN logic? You are talking about ar9003_phy.c -> ar9003_hw_set_chain_masks? No, the device is 3x3 and ah->caps.tx_chainmask & ah->caps.rx_chainmask are 7 and not 5. The AR_PHY_ANALOG_SWAP := AR_PHY_SWAP_ALT_CHAIN is only done when one of them would be 5. But I am not really sure what this register setting is really doing. Maybe you can explain it when you think it could be related. Thanks > What are you trying to do? Control the receive antenna config, or the > transmit antenna config? I have a device which is using a QCA9558 3x3 and a AR93XX 3x3 device. Both are working fine with the proprietary atheros driver and a 2x2 device as client (Intel and Atheros). The used driver is a a binary blob of 9.5.3.15 (Atheros/multi-bss). But the download rate (AP -> Client) is relative low when using ath9k and the QCA9558 for tx. It is quite good when using the AR93XX. The bad TX seems to be related to the low ewma prop for MCS14/15 in an 1-4.5m test (HT20). One idea was to test the different antennas to check whether there is some kind of antenna (selection) related problem. Unfortunatelly, this test only caused the problem mentioned in this thread. Kind regards, Sven
Attachment:
signature.asc
Description: This is a digitally signed message part.
