On Wed, Jun 06, 2018 at 10:23:06PM -0700, Christoph Hellwig wrote: > On Thu, May 31, 2018 at 08:43:58PM +0300, Michael S. Tsirkin wrote: > > Pls work on a long term solution. Short term needs can be served by > > enabling the iommu platform in qemu. > > So, I spent some time looking at converting virtio to dma ops overrides, > and the current virtio spec, and the sad through I have to tell is that > both the spec and the Linux implementation are complete and utterly fucked > up. Let me restate it: DMA API has support for a wide range of hardware, and hardware based virtio implementations likely won't benefit from all of it. And given virtio right now is optimized for specific workloads, improving portability without regressing performance isn't easy. I think it's unsurprising since it started a strictly a guest/host mechanism. People did implement offloads on specific platforms though, and they are known to work. To improve portability even further, we might need to make spec and code changes. I'm not really sympathetic to people complaining that they can't even set a flag in qemu though. If that's the case the stack in question is way too inflexible. > Both in the flag naming and the implementation there is an implication > of DMA API == IOMMU, which is fundamentally wrong. Maybe we need to extend the meaning of PLATFORM_IOMMU or rename it. It's possible that some setups will benefit from a more fine-grained approach where some aspects of the DMA API are bypassed, others aren't. This seems to be what was being asked for in this thread, with comments claiming IOMMU flag adds too much overhead. > The DMA API does a few different things: > > a) address translation > > This does include IOMMUs. But it also includes random offsets > between PCI bars and system memory that we see on various > platforms. I don't think you mean bars. That's unrelated to DMA. > Worse so some of these offsets might be based on > banks, e.g. on the broadcom bmips platform. It also deals > with bitmask in physical addresses related to memory encryption > like AMD SEV. I'd be really curious how for example the > Intel virtio based NIC is going to work on any of those > plaforms. SEV guys report that they just set the iommu flag and then it all works. I guess if there's translation we can think of this as a kind of iommu. Maybe we should rename PLATFORM_IOMMU to PLARTFORM_TRANSLATION? And apparently some people complain that just setting that flag makes qemu check translation on each access with an unacceptable performance overhead. Forcing same behaviour for everyone on general principles even without the flag is unlikely to make them happy. > b) coherency > > On many architectures DMA is not cache coherent, and we need > to invalidate and/or write back cache lines before doing > DMA. Again, I wonder how this is every going to work with > hardware based virtio implementations. You mean dma_Xmb and friends? There's a new feature VIRTIO_F_IO_BARRIER that's being proposed for that. > Even worse I think this > is actually broken at least for VIVT event for virtualized > implementations. E.g. a KVM guest is going to access memory > using different virtual addresses than qemu, vhost might throw > in another different address space. I don't really know what VIVT is. Could you help me please? > c) bounce buffering > > Many DMA implementations can not address all physical memory > due to addressing limitations. In such cases we copy the > DMA memory into a known addressable bounc buffer and DMA > from there. Don't do it then? > d) flushing write combining buffers or similar > > On some hardware platforms we need workarounds to e.g. read > from a certain mmio address to make sure DMA can actually > see memory written by the host. I guess it isn't an issue as long as WC isn't actually used. It will become an issue when virtio spec adds some WC capability - I suspect we can ignore this for now. > > All of this is bypassed by virtio by default despite generally being > platform issues, not particular to a given device. It's both a device and a platform issue. A PV device is often more like another CPU than like a PCI device. -- MST _______________________________________________ Virtualization mailing list Virtualization@xxxxxxxxxxxxxxxxxxxxxxxxxx https://lists.linuxfoundation.org/mailman/listinfo/virtualization
