Hi, On Thu, Aug 01, 2013 at 05:52:04PM -0700, Julius Werner wrote: > This patch simplifies the way the phy-samsung-usb code finds the correct > power management register to enable PHY clock gating. Previously, the > code would calculate the register address from a device tree supplied > base address and add an offset based on the PHY type. > > Since every PHY has its own device tree entry and needs only one > register, we can just encode the address itself in the device tree and > remove the diffentiation in the code. The bitmask needed to specify the > bit within that register stays in place, allowing support for platforms > like s3c64xx that use different bits within the same register. > > Signed-off-by: Julius Werner <jwerner@xxxxxxxxxxxx> I need an Acked-by for the dtsi part. Ideally from Exynos 5 maintainer and at least one of the DT maintainers. -- balbi
Attachment:
signature.asc
Description: Digital signature
