> >
> > > > >
> > > > > diff --git a/arch/arm/boot/dts/imx51.dtsi
> > > > > b/arch/arm/boot/dts/imx51.dtsi index e508e6f..917b6ed 100644
> > > > > --- a/arch/arm/boot/dts/imx51.dtsi
> > > > > +++ b/arch/arm/boot/dts/imx51.dtsi
> > > > > @@ -100,6 +100,13 @@
> > > > > clocks = <&clks IMX5_CLK_USB_PHY_GATE>;
> > > > > clock-names = "main_clk";
> > > > > };
> > > > > +
> > > > > + usbphy1: usbphy@1 {
> > > > > + compatible = "usb-nop-xceiv";
> > > > > + reg = <1>;
> > > > > + clocks = <&clks IMX5_CLK_USB_PHY_GATE>;
> > > > > + clock-names = "main_clk";
> > > > > + };
> > > >
> > > > Is this the ulpi phy for host1 controller? Why the clock is the
> > > > same with utmi phy clock for otg controller.
> > >
> > > As far as I know, for i.MX51 this is as it should be.
> > >
> >
> > Are you sure? From clock file, they are different ccm clock gate.
>
> clk-imx51-imx53.c ? I think you confuse with i.MX50/53.
>
Yes
341 clk[IMX5_CLK_USB_PHY1_GATE] = imx_clk_gate2("usb_phy1_gate", "usb_phy_sel", MXC_CCM_CCGR4, 10);
342 clk[IMX5_CLK_USB_PHY2_GATE] = imx_clk_gate2("usb_phy2_gate", "usb_phy_sel", MXC_CCM_CCGR4, 12);
��.n��������+%������w��{.n�����{���)�� jg��� �����ݢj����G���� ���j:+v���w�m������w�������h�����٥
