On Tue, Mar 02, 2021 at 03:09:49PM +0300, Dmitry Osipenko wrote: > Hi, > > This series is partially factored out from [1] since the DT patches > could be applied separately. In addition I added couple more new > patches and implemented suggestion given by Daniel Lezcano to [1], > see "Specify all CPU cores as cooling devices" patches. > > [1] https://patchwork.ozlabs.org/project/linux-tegra/list/?series=221130 > > Please note that this patchset enables voltage scaling for a few boards, > but currently voltage scaling is limited in kernel by the regulator coupler > drivers, so it's safe to change the device-trees. Voltage scaling will > be fully unlocked once [1] will be merged. > > Changelog: > > v3: - Added new "Specify tps65911 as wakeup source" patch, which previously > was a part of series that added wakeup-source support to TPS65911 RTC > driver [1]. The RTC series was partially applied, excluding the DT > patch. > > [1] https://lore.kernel.org/linux-rtc/20210120211603.18555-1-digetx@xxxxxxxxx/ > > v2: - The "acer-a500: Rename avdd to vdda of touchscreen node" patch > now shouldn't have merge conflicts with the upstream kernel since > v1 was based on a patch that adds a new atmel,wakeup-method property, > which is not supported by upstream yet. > > - Fixed unwrapped commit description in the "cardhu: Support CPU > frequency and voltage" patch. > > Dmitry Osipenko (14): > ARM: tegra: ventana: Support CPU and Core voltage scaling > ARM: tegra: ventana: Support CPU thermal throttling > ARM: tegra: cardhu: Support CPU frequency and voltage scaling on all > board variants > ARM: tegra: cardhu: Support CPU thermal throttling > ARM: tegra: paz00: Enable full voltage scaling ranges for CPU and Core > domains > ARM: tegra: acer-a500: Enable core voltage scaling > ARM: tegra: acer-a500: Reduce thermal throttling hysteresis to 0.2C > ARM: tegra: acer-a500: Specify all CPU cores as cooling devices > ARM: tegra: acer-a500: Rename avdd to vdda of touchscreen node > ARM: tegra: nexus7: Specify all CPU cores as cooling devices > ARM: tegra: ouya: Specify all CPU cores as cooling devices > ARM: tegra: Specify CPU suspend OPP in device-tree > ARM: tegra: Specify memory suspend OPP in device-tree > ARM: tegra: Specify tps65911 as wakeup source > > .../boot/dts/tegra124-peripherals-opp.dtsi | 5 ++ > .../boot/dts/tegra20-acer-a500-picasso.dts | 14 ++-- > arch/arm/boot/dts/tegra20-cpu-opp.dtsi | 2 + > arch/arm/boot/dts/tegra20-paz00.dts | 14 ++-- > .../arm/boot/dts/tegra20-peripherals-opp.dtsi | 1 + > arch/arm/boot/dts/tegra20-ventana.dts | 78 ++++++++++++++--- > arch/arm/boot/dts/tegra30-apalis.dtsi | 1 + > .../tegra30-asus-nexus7-grouper-common.dtsi | 14 +++- > .../tegra30-asus-nexus7-grouper-ti-pmic.dtsi | 1 + > arch/arm/boot/dts/tegra30-beaver.dts | 1 + > arch/arm/boot/dts/tegra30-cardhu-a04.dts | 48 ----------- > arch/arm/boot/dts/tegra30-cardhu.dtsi | 84 ++++++++++++++++++- > arch/arm/boot/dts/tegra30-colibri.dtsi | 1 + > arch/arm/boot/dts/tegra30-cpu-opp.dtsi | 3 + > arch/arm/boot/dts/tegra30-ouya.dts | 16 +++- > .../arm/boot/dts/tegra30-peripherals-opp.dtsi | 3 + > 16 files changed, 202 insertions(+), 84 deletions(-) All of these applied, thanks. Thierry
Attachment:
signature.asc
Description: PGP signature
