Re: [PATCH 8/9] pinctrl: tegra: Renumber the GG.0 and GG.1 pins

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 





On 3/19/2020 5:57 PM, Thierry Reding wrote:
External email: Use caution opening links or attachments


From: Thierry Reding <treding@xxxxxxxxxx>

There is no need to define these at a specific offset since they are the
only pins defined for this SoC generation. Begin numbering them at 0.

Signed-off-by: Thierry Reding <treding@xxxxxxxxxx>
---
  drivers/pinctrl/tegra/pinctrl-tegra194.c | 11 ++++-------
  1 file changed, 4 insertions(+), 7 deletions(-)

diff --git a/drivers/pinctrl/tegra/pinctrl-tegra194.c b/drivers/pinctrl/tegra/pinctrl-tegra194.c
index 61fc7e680788..61afe5fe9dec 100644
--- a/drivers/pinctrl/tegra/pinctrl-tegra194.c
+++ b/drivers/pinctrl/tegra/pinctrl-tegra194.c
@@ -24,17 +24,14 @@

  /* Define unique ID for each pins */
  enum pin_id {
-       TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0 = 256,
-       TEGRA_PIN_PEX_L5_RST_N_PGG1 = 257,
-       TEGRA_PIN_NUM_GPIOS = 258,
+       TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0,
+       TEGRA_PIN_PEX_L5_RST_N_PGG1,
  };

  /* Table for pin descriptor */
  static const struct pinctrl_pin_desc tegra194_pins[] = {
-       PINCTRL_PIN(TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0,
-                   "TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0"),
-       PINCTRL_PIN(TEGRA_PIN_PEX_L5_RST_N_PGG1,
-                   "TEGRA_PIN_PEX_L5_RST_N_PGG1"),
+       PINCTRL_PIN(TEGRA_PIN_PEX_L5_CLKREQ_N_PGG0, "PEX_L5_CLKREQ_N_PGG0"),
+       PINCTRL_PIN(TEGRA_PIN_PEX_L5_RST_N_PGG1, "PEX_L5_RST_N_PGG1"),
  };

  static const unsigned int pex_l5_clkreq_n_pgg0_pins[] = {
--
2.24.1

Tested-by: Vidya Sagar <vidyas@xxxxxxxxxx>



[Index of Archives]     [ARM Kernel]     [Linux ARM]     [Linux ARM MSM]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux