Re: [PATCH v1] ARM: dts: tegra20: paz00: Add memory timings

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Wed, Dec 18, 2019 at 09:59:57PM +0300, Dmitry Osipenko wrote:
> PAZ00 board has two variants of DDR2 SDRAM devices for External Memory:
> one is Hynix HY5PS1G831CLFP-Y5 and the other is Micron MT47H128M8CF-25:H.
> The Micron variant doesn't have official timings in the wild, hence only
> timings for the Hynix are added. The memory frequency-scaling was tested
> using the Tegra20 devfreq driver.
> 
> Tested-by: Marc Dietrich <marvin24@xxxxxx>
> Signed-off-by: Dmitry Osipenko <digetx@xxxxxxxxx>
> ---
>  arch/arm/boot/dts/tegra20-paz00.dts | 46 +++++++++++++++++++++++++++++
>  1 file changed, 46 insertions(+)

Applied to for-5.6/arm/dt, thanks.

Thierry

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [ARM Kernel]     [Linux ARM]     [Linux ARM MSM]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux