On Wed, May 21, 2014 at 11:36:32AM +0200, Arnd Bergmann wrote: > On Wednesday 21 May 2014 11:00:38 Thierry Reding wrote: > > On Wed, May 21, 2014 at 10:50:38AM +0200, Arnd Bergmann wrote: > > > On Wednesday 21 May 2014 10:26:11 Thierry Reding wrote: > > > > > > > For determining dma masks, it is the output address that it > > > > > > important. Santosh's code can probably be taught to handle this, > > > > > > if given an additional traversal rule for following "iommus" > > > > > > properties. However, deploying an IOMMU whose output address size > > > > > > is smaller than the > > > > > > > > > > Something seems to be missing here. I don't think we want to handle > > > > > the case where the IOMMU output cannot the entire memory address > > > > > space. If necessary, that would mean using both an IOMMU driver > > > > > and swiotlb, but I think it's a reasonable assumption that hardware > > > > > isn't /that/ crazy. > > > > > > > > Similarily, should the IOMMU not be treated like any other device here? > > > > Its DMA mask should determine what address range it can access. > > > > > > Right. But for that we need a dma-ranges property in the parent of the > > > iommu, just so the mask can be set correctly and we don't have to > > > rely on the 32-bit fallback case. > > > > Shouldn't the IOMMU driver be the one to set the DMA mask for the device > > in exactly the same way that other drivers override the 32-bit default? > > The IOMMU driver could /ask/ for an appropriate mask based on its internal > design, but if you have an IOMMU with a 64-bit output address connected > to a 32-bit bus, that should fail. Are there real use-cases where that really happens? I guess if we need that the correct thing would be to bitwise AND both the DMA mask of the IOMMU device (as set by the driver) with that derived from the IOMMU's parent bus' dma-ranges property. > Note that it's not obvious what the IOMMU's DMA mask actually means. > It clearly has to be the mask that is used for allocating the IO page > tables, but it wouldn't normally be used in the path that allocates > pages on behalf of a DMA master attached to the IOMMU, because that > allocation is performed by the code that looks at the other device's > dma mask. Interesting. If a DMA buffer is allocated using the master's DMA mask wouldn't that cause breakage if the IOMMU and master's DMA masks don't match. It seems to me like the right thing to do for buffer allocation is to use the IOMMU's DMA mask if a device uses the IOMMU for translation and use the device's DMA mask when determining to what I/O virtual address to map that buffer. Obviously if we always assume that IOMMU hardware is sane and can always access at least the whole memory then this isn't an issue. But what if a device can do DMA to a 64-bit address space, but the IOMMU can only address 32 bits. If the device's DMA mask is used for allocations, then buffers could reside beyond the 4 GiB boundary that the IOMMU can address, so effectively the IOMMU wouldn't be able to write to those buffers. Thierry
Attachment:
pgptNoyA2W64i.pgp
Description: PGP signature
