On Fri, Jun 07, 2013 at 08:06:56AM +0000, Paul Walmsley wrote: > Applies on v3.10-rc4. Will be used by the upcoming Tegra DFLL clocksource > driver, which will build its own table of voltage-to-VSEL values by > querying the regulator framework. Can you show the code please?
Attachment:
signature.asc
Description: Digital signature
