Re: [PATCH/RFC 2/2] arm/tegra: add timeout to PCIe PLL lock detection loop

[Thierry Reding <thierry.reding@xxxxxxxxxxxxxxxxx>]

* Dmitry Artamonow wrote:
[...]
> diff --git a/arch/arm/mach-tegra/pcie.c b/arch/arm/mach-tegra/pcie.c
[...]
> @@ -639,8 +639,14 @@ static void tegra_pcie_enable_controller(void)
>  	pads_writel(0xfa5cfa5c, 0xc8);
>  
>  	/* Wait for the PLL to lock */
> +	timeout = 2000;

FWIW, the Vibrante kernel uses 300 for the timeout value.

Thierry

Attachment: pgp4lEdyRYjv9.pgp
Description: PGP signature