Re: cpu clock change latency

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Fri, Sep 23, 2011 at 09:49:53AM -0700, Colin Cross wrote:

> cpu-tegra.c says latency is 300 uS because relocking the CPU pll has a
> udelay(300).  400 nS would just make the ondemand governor sample more
> often than it means to.  I doubt changing it to 400 uS makes any
> difference.

The interactive effect of a higher transition latency with ondemand can
be rather visible.

It's probably also worth mentioning that if there's regulators used for
voltage scaling the system really ought to be including latency for them
in the estimate, for voltage increases the regulator needs to be updated
prior to the SoC side starting off.
--
To unsubscribe from this list: send the line "unsubscribe linux-tegra" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html


[Index of Archives]     [ARM Kernel]     [Linux ARM]     [Linux ARM MSM]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]

  Powered by Linux