Re: [REGRESSION] spi: cadence-quadspi: STIG mode results in timeouts for Micron MT25QL01 flash

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On Thu, Oct 24, 2024 at 09:12:11AM +0200, Stefan Kerkmann wrote:
> On 22.10.24 18:39, Mark Brown wrote:

> > Given the description of the original commit I'd expect so.  My guess
> > would be that this is either tuning of the lengths involved or a quirk
> > that's needed to disable STIG on some devices.

> Adding a quirk came to my mind as well. I unfortunately do not have a different
> QSPI chip to test against to see if it is a specific combination of peripheral
> and chip  or if using STIG is generally broken on the socfpga. With trying

I guess if you do a very tightly defined quirk initially then it'll be
fixed for the systems we definitely know have problems and we can always
apply it to more systems later if we discover that it's a more
widespread issue.

> different lenghts do you refeer to `CQSPI_STIG_DATA_LEN_MAX`?

Yes.

Attachment: signature.asc
Description: PGP signature


[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux