On Thu, Nov 02, 2023 at 03:37:20PM -0400, Ben Wolsieffer wrote: > The STM32F7 SPI peripheral is nearly identical to the STM32F4, with the > only significant differences being support for a wider range of word > sizes and the addition of 32-bit transmit and receive FIFOs. A wider range of supported word sizes and some additional buffers, implies that the F4 could be used as a fallback compatible. Does the register map change incompatibly in the process of widening the FIFOs or something like that? Cheers, Conor. > > Signed-off-by: Ben Wolsieffer <ben.wolsieffer@xxxxxxxxxxx> > --- > Documentation/devicetree/bindings/spi/st,stm32-spi.yaml | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/Documentation/devicetree/bindings/spi/st,stm32-spi.yaml b/Documentation/devicetree/bindings/spi/st,stm32-spi.yaml > index ae0f082bd377..5754d603f34f 100644 > --- a/Documentation/devicetree/bindings/spi/st,stm32-spi.yaml > +++ b/Documentation/devicetree/bindings/spi/st,stm32-spi.yaml > @@ -23,6 +23,7 @@ properties: > compatible: > enum: > - st,stm32f4-spi > + - st,stm32f7-spi > - st,stm32h7-spi > > reg: > -- > 2.42.0 >
Attachment:
signature.asc
Description: PGP signature
