On Mon, Oct 17, 2022 at 08:54:03AM -0500, Chris Lesiak wrote: > The MX51_ECSPI_CTRL and MX51_ECSPI_CONFIG registers have bit fields > that only support the four hardware chip select channels. If we are > using a gpio to support chip_select > 3, we need to be careful not to > write outside the bit fields. Probably the biggest issue is the > 2-bit CHANNEL_SELECT field of MX51_ECSPI_CTRL overflowing into the > BURST_LENGTH field. That will likely cause a DMA TX timeout. This still doesn't apply against current code, please check and resend: Applying: spi: spi-imx: mx51 support for more than 4 gpio chip selects Using index info to reconstruct a base tree... error: patch failed: drivers/spi/spi-imx.c:253 error: drivers/spi/spi-imx.c: patch does not apply error: Did you hand edit your patch? It does not apply to blobs recorded in its index. Patch failed at 0001 spi: spi-imx: mx51 support for more than 4 gpio chip selects
Attachment:
signature.asc
Description: PGP signature
