On 21/12/21 06:00PM, Miquel Raynal wrote: > Describe two new memories modes: > - A stacked mode when the bus is common but the address space extended > with an additinals wires. > - A parallel mode with parallel busses accessing parallel flashes where > the data is spread. > > Signed-off-by: Miquel Raynal <miquel.raynal@xxxxxxxxxxx> Acked-by: Pratyush Yadav <p.yadav@xxxxxx> -- Regards, Pratyush Yadav Texas Instruments Inc.
Re: [PATCH v5 2/3] spi: dt-bindings: Describe stacked/parallel memories modes
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH v5 2/3] spi: dt-bindings: Describe stacked/parallel memories modes
- From: Pratyush Yadav <p.yadav@xxxxxx>
- Date: Wed, 22 Dec 2021 00:15:13 +0530
- Cc: Rob Herring <robh+dt@xxxxxxxxxx>, <devicetree@xxxxxxxxxxxxxxx>, Michal Simek <monstr@xxxxxxxxx>, Thomas Petazzoni <thomas.petazzoni@xxxxxxxxxxx>, Mark Brown <broonie@xxxxxxxxxx>, <linux-spi@xxxxxxxxxxxxxxx>, Richard Weinberger <richard@xxxxxx>, Vignesh Raghavendra <vigneshr@xxxxxx>, Tudor Ambarus <Tudor.Ambarus@xxxxxxxxxxxxx>, Michael Walle <michael@xxxxxxxx>, <linux-mtd@xxxxxxxxxxxxxxxxxxx>
- In-reply-to: <20211221170058.18333-3-miquel.raynal@bootlin.com>
- References: <20211221170058.18333-1-miquel.raynal@bootlin.com> <20211221170058.18333-3-miquel.raynal@bootlin.com>
- User-agent: NeoMutt/20171215
- References:
- [PATCH v5 0/3] Stacked/parallel memories bindings
- From: Miquel Raynal
- [PATCH v5 2/3] spi: dt-bindings: Describe stacked/parallel memories modes
- From: Miquel Raynal
- [PATCH v5 0/3] Stacked/parallel memories bindings
- Prev by Date: Re: [PATCH v8 04/14] spi: cadence-quadspi: Provide a capability structure
- Next by Date: Re: [PATCH v5 1/3] dt-bindings: mtd: spi-nor: Allow two CS per device
- Previous by thread: [PATCH v5 2/3] spi: dt-bindings: Describe stacked/parallel memories modes
- Next by thread: Re: [PATCH v5 2/3] spi: dt-bindings: Describe stacked/parallel memories modes
- Index(es):
 |