On Fri, 2021-07-16 at 18:19 +0100, Mark Brown wrote: > On Fri, Jul 16, 2021 at 08:39:14AM -0500, Eddie James wrote: > > Security changes have forced the SPI controllers to be limited to > > 8 byte reads. Refactor the sequencing to just handle 8 bytes at a > > time. Security changes in the SPI controller - in the device microcode. I can reword the commit if you like. Thanks, Eddie > > Which security changes where - somewhere else in Linux?
Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
- Subject: Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- From: Eddie James <eajames@xxxxxxxxxxxxx>
- Date: Fri, 16 Jul 2021 13:34:38 -0500
- Cc: devicetree@xxxxxxxxxxxxxxx, openbmc@xxxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx, linux-spi@xxxxxxxxxxxxxxx, robh+dt@xxxxxxxxxx
- In-reply-to: <20210716171936.GB4137@sirena.org.uk>
- Organization: IBM
- References: <20210716133915.14697-1-eajames@linux.ibm.com> <20210716133915.14697-2-eajames@linux.ibm.com> <20210716171936.GB4137@sirena.org.uk>
- Follow-Ups:
- Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- From: Mark Brown
- Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- References:
- [PATCH 0/2] spi: fsi: Reduce max transfer size to 8 bytes
- From: Eddie James
- [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- From: Eddie James
- Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- From: Mark Brown
- [PATCH 0/2] spi: fsi: Reduce max transfer size to 8 bytes
- Prev by Date: Re: (subset) [PATCH 0/2] spi: cadence-quadspi: Fix DTR op checks and timeout in SPI NAND write operations
- Next by Date: Re: [PATCH] dt-bindings: memory: renesas,rpc-if: Miscellaneous improvements
- Previous by thread: Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- Next by thread: Re: [PATCH 1/2] spi: fsi: Reduce max transfer size to 8 bytes
- Index(es):
 |