Re: [PATCH 1/4] spi: lantiq: Synchronize interrupt handlers and transfers

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




On 4/28/2020 6:00 PM, Mark Brown wrote:
On Tue, Apr 28, 2020 at 01:39:06PM +0800, Dilip Kota wrote:

Do you suggest to use different ISRs for multiple interrupt lines and single
ISR for single interrupt line? I see, this results in writing repetitive
code lines.
It looks like the shared case is mainly a handler that calls the two
other handlers?
Yes.

Does single ISR looks erroneous! Please let me know.
The change was not entirely clear, I was having trouble convincing
myself that all the transformations were OK partly because I kept on
finding little extra changes in there and partly because there were
several things going on.  In theory it could work.

You want me to split this in to multiple patches?

Regards,
Dilip




[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux