Re: [PATCH] spi: Support high CS when using descriptors

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



> On 10 Jan 2019, at 13:15, Linus Walleij <linus.walleij@xxxxxxxxxx> wrote:
> 
> Janek, it'd be great if you could test this patch and
> confirm that it makes the DW driver tick again.
> 

Hi Linus,

The setup function works now and the Cadence driver is initialized:
at25 spi0.0: 1 KByte at25 eeprom, pagesize 16

However, the chip select signal is inverted.
The moment the SPI HW is initialized it goes low.
It is driven high during SPI transmissions.

That means EEPROM accesses, I use for testing, don’t work correctly:
Testing SPI /sys/bus/spi/devices/spi0.0/eeprom
TESTING: spi: eeprom1 write PASSED
TESTING: spi: eeprom1 read FAILED

Regards,
Janek




[Index of Archives]     [Linux Kernel]     [Linux ARM (vger)]     [Linux ARM MSM]     [Linux Omap]     [Linux Arm]     [Linux Tegra]     [Fedora ARM]     [Linux for Samsung SOC]     [eCos]     [Linux Fastboot]     [Gcc Help]     [Git]     [DCCP]     [IETF Announce]     [Security]     [Linux MIPS]     [Yosemite Campsites]

  Powered by Linux