On Thu, Jul 10, 2014 at 11:26:28AM +0200, Lars-Peter Clausen wrote: > It seems that the cadence SPI controller does not immediately change the clock > polarity setting when writing the CR register. Instead the change is delayed > until the next transfer starts. This happens after the chip select line has Applied both, thanks.
Attachment:
signature.asc
Description: Digital signature
