Re: [PATCH v1 3/3] clk: qcom: gcc: Add support for Secure control source clock

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



Hello Stephen,

Thanks for your review.

On 3/16/2020 11:19 PM, Stephen Boyd wrote:
Quoting Taniya Das (2020-03-16 03:54:42)
diff --git a/drivers/clk/qcom/gcc-sc7180.c b/drivers/clk/qcom/gcc-sc7180.c
index ad75847..3302f19 100644
--- a/drivers/clk/qcom/gcc-sc7180.c
+++ b/drivers/clk/qcom/gcc-sc7180.c
@@ -817,6 +817,26 @@ static struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {
         },
  };

+static const struct freq_tbl ftbl_gcc_sec_ctrl_clk_src[] = {
+       F(4800000, P_BI_TCXO, 4, 0, 0),
+       F(19200000, P_BI_TCXO, 1, 0, 0),
+       { }
+};
+
+static struct clk_rcg2 gcc_sec_ctrl_clk_src = {
+       .cmd_rcgr = 0x3d030,
+       .mnd_width = 0,
+       .hid_width = 5,
+       .parent_map = gcc_parent_map_3,
+       .freq_tbl = ftbl_gcc_sec_ctrl_clk_src,
+       .clkr.hw.init = &(struct clk_init_data){
+               .name = "gcc_sec_ctrl_clk_src",
+               .parent_data = gcc_parent_data_3,
+               .num_parents = 3,

ARRAY_SIZE please.


Will take care of the same.

+               .ops = &clk_rcg2_ops,
+       },
+};
+
  static struct clk_branch gcc_aggre_ufs_phy_axi_clk = {
         .halt_reg = 0x82024,
         .halt_check = BRANCH_HALT_DELAY,

--
QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member
of Code Aurora Forum, hosted by The Linux Foundation.

--



[Index of Archives]     [Linux Samsung SoC]     [Linux Rockchip SoC]     [Linux Actions SoC]     [Linux for Synopsys ARC Processors]     [Linux NFS]     [Linux NILFS]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]


  Powered by Linux