Re: [alsa-devel] [PATCH v3 19/25] ASoC: qcom: q6afe: add support to MI2S ports

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 





On 2/13/2018 10:28 PM, srinivas.kandagatla@xxxxxxxxxx wrote:
From: Srinivas Kandagatla <srinivas.kandagatla@xxxxxxxxxx>

Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@xxxxxxxxxx>
---
  include/dt-bindings/sound/qcom,q6afe.h |  10 +++
  sound/soc/qcom/qdsp6/q6afe.c           | 111 +++++++++++++++++++++++++++++++++
  sound/soc/qcom/qdsp6/q6afe.h           |  10 +++
  3 files changed, 131 insertions(+)

diff --git a/include/dt-bindings/sound/qcom,q6afe.h b/include/dt-bindings/sound/qcom,q6afe.h
index e9004ee39f72..3cd862262369 100644
--- a/include/dt-bindings/sound/qcom,q6afe.h
+++ b/include/dt-bindings/sound/qcom,q6afe.h
@@ -16,6 +16,16 @@
  #define SLIMBUS_4_TX    24
  #define SLIMBUS_5_RX    25
  #define SLIMBUS_5_TX    26
+#define QUATERNARY_MI2S_RX	34
+#define QUATERNARY_MI2S_TX	35
+#define SECONDARY_MI2S_RX	36
+#define SECONDARY_MI2S_TX	37
+#define TERTIARY_MI2S_RX	38
+#define TERTIARY_MI2S_TX	39
+#define PRIMARY_MI2S_RX		40
+#define PRIMARY_MI2S_TX		41
Can we assign ids to Primary, secondary, tertiary and quaternary MI2S ports in sequence starting with Primary.
+#define SECONDARY_PCM_RX	42
+#define SECONDARY_PCM_TX	43
Why only SECONDARY_PCM_RX ? This is not required for MI2S right?
  #define SLIMBUS_6_RX    45
  #define SLIMBUS_6_TX    46

[..]
--
To unsubscribe from this list: send the line "unsubscribe linux-soc" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html



[Index of Archives]     [Linux Samsung SoC]     [Linux Rockchip SoC]     [Linux Actions SoC]     [Linux for Synopsys ARC Processors]     [Linux NFS]     [Linux NILFS]     [Linux USB Devel]     [Video for Linux]     [Linux Audio Users]     [Yosemite News]     [Linux Kernel]     [Linux SCSI]


  Powered by Linux