On 8/27/19 1:53 AM, Ming Lei wrote:
If one vector is spread on several CPUs, usually the interrupt is only handled on one of these CPUs.
Is that perhaps a limitation of x86 interrupt handling hardware? See also the description of physical and logical destination mode of the local APIC in the Intel documentation.
Does that limitation also apply to other platforms than x86? Thanks, Bart.
