Hi Mike,
> > if (sdd->port_conf->clk_from_cmu) {
> > + /* There is half-multiplier before the SPI */
> > clk_set_rate(sdd->src_clk, sdd->cur_speed * 2);
>
> Just a small comment, but if the fixed-factor divide-by-two clock was
> modeled in Linux, then this driver could call clk_set_rate on that clock
> with the "correct" rate.
>
> I guess that this driver would be the provider of that clock?
Makes sense, I will check it.
Thanks again,
Andi
--
To unsubscribe from this list: send the line "unsubscribe linux-samsung-soc" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
