Re: [PATCH 1/2] cyclictest: SMI count/detection via MSR/SMI counter

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 



On 9/4/18 7:17 PM, Daniel Bristot de Oliveira wrote:
> 
> 
> On 09/04/2018 07:11 PM, Jan Kiszka wrote:
>>>
>>> If so, report to turbostat.c developer and put me in Cc:.
>>
>> Our list is based on Intel SDM, Volume 4 (MSRs). In section 2.23, there
>> is an MSR index which associates MSRs with Family_Model IDs. But it may
>> not be complete as well, we already found at least one inconsistency
>> (Xeon Phi is 06_57h and 06_85h, but only the former was listed there).
> 
> Ok! Ping the turbostats' maintainer ("Len Brown" <lenb@xxxxxxxxxx>),
> let's see what he says about it.
> 
> -- Daniel
> 

Thanks. I validated following values with the latest Intel SDM (May
2018). Only following models support MSR_SMI_COUNT:

0x37, 0x4a, 0x4d, 0x5a, 0x5d, 0x5c, 0x7a,	/* Silvermont */
0x1a, 0x1e, 0x1f, 0x2e,				/* Nehalem */
0x2a, 0x2d,					/* Sandy Bridge */
0x57, 0x85,					/* Xeon Phi */

  Ralf



[Index of Archives]     [RT Stable]     [Kernel Newbies]     [IDE]     [Security]     [Git]     [Netfilter]     [Bugtraq]     [Yosemite]     [Yosemite News]     [MIPS Linux]     [ARM Linux]     [Linux Security]     [Linux RAID]     [Linux ATA RAID]     [Samba]     [Video 4 Linux]     [Device Mapper]

  Powered by Linux