Re: [PATCH v5 01/16] clk: rk3399: Enable/Disable the USB2PHY clk

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

 




On 2020/5/13 下午3:13, Frank Wang wrote:
From: Jagan Teki <jagan@xxxxxxxxxxxxxxxxxxxx>

Enable/Disable the USB2PHY clk for rk3399.

CLK is clear in enable and set in disable functionality.

Signed-off-by: Jagan Teki <jagan@xxxxxxxxxxxxxxxxxxxx>
Reviewed-by: Kever Yang <kever.yang@xxxxxxxxxxxxxx>

Thanks,
- Kever
---
  drivers/clk/rockchip/clk_rk3399.c | 12 ++++++++++++
  1 file changed, 12 insertions(+)

diff --git a/drivers/clk/rockchip/clk_rk3399.c b/drivers/clk/rockchip/clk_rk3399.c
index 5fb72d83c2..b53f2f984e 100644
--- a/drivers/clk/rockchip/clk_rk3399.c
+++ b/drivers/clk/rockchip/clk_rk3399.c
@@ -1091,6 +1091,12 @@ static int rk3399_clk_enable(struct clk *clk)
  	case SCLK_MACREF_OUT:
  		rk_clrreg(&priv->cru->clkgate_con[5], BIT(6));
  		break;
+	case SCLK_USB2PHY0_REF:
+		rk_clrreg(&priv->cru->clkgate_con[6], BIT(5));
+		break;
+	case SCLK_USB2PHY1_REF:
+		rk_clrreg(&priv->cru->clkgate_con[6], BIT(6));
+		break;
  	case ACLK_GMAC:
  		rk_clrreg(&priv->cru->clkgate_con[32], BIT(0));
  		break;
@@ -1167,6 +1173,12 @@ static int rk3399_clk_disable(struct clk *clk)
  	case SCLK_MACREF_OUT:
  		rk_setreg(&priv->cru->clkgate_con[5], BIT(6));
  		break;
+	case SCLK_USB2PHY0_REF:
+		rk_setreg(&priv->cru->clkgate_con[6], BIT(5));
+		break;
+	case SCLK_USB2PHY1_REF:
+		rk_setreg(&priv->cru->clkgate_con[6], BIT(6));
+		break;
  	case ACLK_GMAC:
  		rk_setreg(&priv->cru->clkgate_con[32], BIT(0));
  		break;



_______________________________________________
Linux-rockchip mailing list
Linux-rockchip@xxxxxxxxxxxxxxxxxxx
http://lists.infradead.org/mailman/listinfo/linux-rockchip




[Index of Archives]     [LM Sensors]     [Linux Sound]     [ALSA Users]     [ALSA Devel]     [Linux Audio Users]     [Linux Media]     [Kernel]     [Gimp]     [Yosemite News]     [Linux Media]

  Powered by Linux