

Reference Schematic For RK3399

RK3399_BOX_REF_V1.3

20180821

 Rockchip		Fuzhou Rockchip Electronics	
瑞芯微电子			
Project:	RK3399_BOX_REF		
File:	00.Cover Page		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	1 of 45

CONTENT INDEXING



- Page01---00.Cover Page
- Page02---01.Index
- Page03---02.Revision History
- Page04---03.Block Diagram
- Page05---04.I2C Map
- Page06---05.Power Domain Map
- Page07---06.Power Diagram and Sequence
- Page08---10.RK3399 Power
- Page09---11.RK3399 PMU Controller
- Page10---12.RK3399 DDR Controller
- Page11---13.RK3399 FLASH/SDDMC Controller
- Page12---14.RK3399 USB/USIC Controller
- Page13---15.RK3399 SAR-ADC/Key
- Page14---16.RK3399 DVP Interface
- Page15---17.RK3399 Display Interface
- Page16---18.RK3399 GPIO
- Page17---19.RK3399 PCIE
- Page18---20.Power-DC IN
- Page19---21.Power-PMIC RK808-D
- Page20---25.USB HOST Port
- Page21---26.USB Type-C Port
- Page22---27.USB Type-C Alt Mode(option)
- Page23---28.USB2.0 HUB-GL85x(option)
- Page24---29.USB3.0 HUB-GL3523-1(option)
- Page25---30.USB3.0 HUB-GL3523-2(option)
- Page26---32.RAM-DDR3 4x16bit(option)
- Page27---36.RAM-LPDDR3(178P)
- Page28---40.Memory-eMMC
- Page29---60.WIFI-USB(option)
- Page30---61.WIFI/BT-AP6xxx(option)
- Page31---63.WIFI/BTMIMO-AP63xx
- Page32---65.EMAC-DP83848N(option)
- Page33---66.GMAC-RTL8211E
- Page34---67.GMAC-ZX2AA500(option)
- Page35---74.Microphone Array
- Page36---80.HDMI Output
- Page37---81.HDMI Input
- Page38---82.SPDIF Output
- Page39---83.PCie Slot-NGFF/M.2
- Page40---84.PCie Slot-x4 (option)
- Page41---85.DP Output
- Page42---91.TF Card/UART
- Page43---93.IR Receiver/LED Controller
- Page44---95.HEATSINK/FAN(option)
- Page45---96.eFUSE(option)


6 LAYERS PCB STACK (e.g. PCB=1.0mm)

TOP	Prepreg	1080*1	(75um)	Silkscreen (25um)	1oz(35um)
GND1	Prepreg	2116*1	(115um)	Hoz(18um)	
POWER	Adjust Core			(465um)	
SIGNAL	Prepreg	2116*1	(115um)	Hoz(18um)	
GND2				Hoz(18um)	
BOTTOM	Prepreg	1080*1	(75um)	1oz(35um)	Silkscreen (25um)

Note:

1: If the Value or option of the component properties is DNP, indicating do not mounted




 Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399_BOX_REF
File:	01.Index
Date:	Tuesday, August 21, 2018
Rev:	V1.3
Designed by:	Linus
Sheet:	2 of 45

Revision History

Version	Date	Author	Change Note	Approved
V1.0	2017.01.12	Linus.Lin	First edition	
V1.1	2017.05.12	Linus.Lin	Please refer to the document of 《RK3399_BOX_REF_V11_20170512 Modify Notes》	
V1.2	2017.12.18	Linus.Lin	Please refer to the document of 《RK3399 (BOX) 硬件发布说明及文件列表_v12_20171218.xlsx》	
V1.3	2018.08.21	Linus.Lin	Please refer to the document of 《RK3399 (BOX) 硬件发布说明及文件列表_v13_20180821.xlsx》	

 Rockchip		Fuzhou Rockchip Electronics	
瑞芯微电子			
Project:	RK3399_BOX_REF		
File:	02.Revision History		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	3 of 45

Block Diagram



Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	03.Block Diagram		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	4 of 45

I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	GPIO1_B7/SPI3_RXD/I2C0_SDA GPIO1_C0/SPI3_TXD/I2C0_SCL	PMUIO2	I2C_SDA_PMIC I2C_SCL_PMIC	VCC_1V8	Rockchip RK808-D	0x1b	PMIC	100kHz,400KHz
					Silergy SYR837PKC	0x40	DC-DC BUCK	100kHz,400KHz,3.4MHz
					Silergy SYR838PKC	0x41	DC-DC BUCK	100kHz,400KHz,3.4MHz
I2C1	GPIO4_A1/I2C1_SDA GPIO4_A2/I2C1_SCL	APIO5	I2C_SDA_VIDEO I2C_SCL_VIDEO	VCC_1V8	Toshiba TC358749XBG		HDMI Transmit	
I2C2	GPIO2_A0/VOP_D0/CIF_D0/I2C2_SDA GPIO2_A1/VOP_D1/CIF_D1/I2C2_SCL	APIO2	RESERVE					
I2C3	GPIO4_C0/I2C3_SDA/UART2B_RX GPIO4_C1/I2C3_SCL/UART2B_TX	APIO4	I2C_SDA_HDMI I2C_SCL_HDMI	VCC_3V0				
I2C4	GPIO1_B3/I2C4_SDA GPIO1_B4/I2C4_SCL	PMUIO2	I2C_SDA_TYPEC I2C_SCL_TYPEC	VCC_1V8	Fairchild FUSB302B ETEK ET302Y	0x44,0x46	USB-TypeC Mux	100kHz,400KHz,1MHz
I2C5	GPIO3_B2/MAC_RXER/I2C5_SDA GPIO3_B3/MAC_CLK/I2C5_SCL	APIO1	Other pin function					
I2C6	GPIO2_B1/SPI2_RXD/CIF_HREF/I2C6_SDA GPIO2_B2/SPI2_TXD/CIF_CLKIN/I2C6_SCL	APIO2	RESERVE					
I2C7	GPIO2_A7/VOP_D7/CIF_D7/I2C7_SDA GPIO2_B0/VOP_CLK/CIF_VSYNC/I2C7_SCL	APIO2	RESERVE					




Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	04.I2C Map		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	5 of 45


Power Domain Map

Part Port	Domain	Pin name in datasheet	I/O type	Power supply	Power source
Part C	PMUI01	pmui01_gpio0ab	1.8V only	VCCA_1V8	RK808-D VLDO3
Part E	PMUI02	pmu1830_gpio1abcd	1.8V(Default) 3.0V	VCC_1V8	RK808-D Buck4
Part I	APIO1	gmac_gpio3abc	3.3V only	VCC_1V8 VCC3V3_LAN	RK808-D Buck4
Part L	APIO2	bt656_gpio2ab	1.8V(Default) 3.0V	VCC_1V8	RK808-D VLDO3
Part G	APIO3	wifi/bt_gpio2cd	1.8V only	VCC_1V8	RK808-D Buck4
Part K	APIO4	gpio1830_gpio4cd	1.8V 3.0V(Default)	VCC_1V5 VCC_3V0	RK808-D VLDO6 RK808-D VLDO8
Part J	APIO5	audio_gpio3d_gpio4a	1.8V(Default) 3.0V	VCC_1V8	RK808-D Buck4
Part F	SDMMC0	sdmmc_gpio4b	1.8V 3.0V(Default)	VCCIO_SD	RK808-D VLDO4

		Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399_BOX_REF		
File:	05.Power Domain Map		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	6 of 45


RK808-D Power Diagram and Sequence

PowerName	PMIC Channel	Time Slot (step 288)	Default Voltage	Supply Limit	Default Voltage	Sleep On/Off
VCC1V8_SYS	EX_D2DC	SI0211	1.8V	3.0A	ON	ON
VCC1V8	EX_D2C4	SI0211	1.8V	1.0A	ON	ON
VCC1V8	VLD01	SI0211	1.8V	100mA	ON	ON
VCC1V8	VLD02	SI0211	1.8V	100mA	ON	ON
VCC1V8	EX_D2DC	SI0211	0.9V	1.0A	ON	ON
VCC1V8	EX_D2C4	SI0211	0.9V	100mA	ON	ON
VCC1V8	EX_D2DC	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	EX_D2C4	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD01	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD02	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD03	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD04	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD05	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD06	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD07	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD08	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD09	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD10	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD11	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD12	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD13	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD14	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD15	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD16	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD17	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD18	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD19	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD20	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD21	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD22	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD23	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD24	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD25	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD26	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD27	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD28	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD29	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD30	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD31	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD32	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD33	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD34	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD35	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD36	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD37	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD38	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD39	SI0211	0.9V	6.0A	ON	OFF
VCC1V8	VLD40	SI0211	0.9V	6.0A	ON	OFF








RK3399_W

RK3399_X




Note: All the Power filter capacitors should be placed close to the power pins of RK3399




Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:		RK3399_BOX_REF	
File:		10.RK3399 Power	
Date:		Tuesday, August 21, 2016	Rev: V1.3
Designed by:		Linus	Sheet 8 of 45

RK3399_C




- Cristal selection requirements:
1. Nominal Frequency is 24MHz;
 2. Frequency tolerance is +/-20ppm;
 3. Operating Temperature range is -20~70°C;
 4. Equivalent resistance < 60ohm;




Note: All the Power filter capacitors should be placed close to the power pins of RK3399

Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	11.RK3399 PMU Controller		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	9 of 45

RK3399_A




RK3399_B




DDR FILTER

Note:
 1. All the Power filter capacitors should be placed close to the power pins of RK3399
 2. R1202 cannot be deleted and be placed close to VCC_DDR power source



DDR FILTER

Note:
 1. All the Power filter capacitors should be placed close to the power pins of RK3399
 2. R1203 cannot be deleted and be placed close to VCC_DDR power source





Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project: RK3399_BOX_REF			
File: 12.RK3399_DDR_Controller			
Date: Tuesday, August 21, 2018		Rev: V1.3	
Designed by: Linus		Sheet: 10	of 45

RK3399_H

U1000H
RK3399

This part work in 1.8V mode only



Note:All the Power filter capacitors should be placed close to the power pins of RK3399


EMMC design rules:

- 1.Data[0:3],CMD and Strobe lines routing parallel as a group,and be isolated with other signals by GND line,the skew between group is less than 200mils;
- 2.Clk should be isolated with other signals by GND line;The skew between data signals is less than 20ps;
- 3.Max trace length < 3.93inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;
- 6.R1300 should be place close to RK3399;

RK3399_F

U1000F
RK3399

This part work in 1.8V/3.0V auto



Note:All the Power filter capacitors should be placed close to the power pins of RK3399

SDMMC design rules:


- 1.Data[0:3] and CMD lines routing parallel as a group,and be isolated with other signals by GND line,the skew between group is less than 200mils;
- 2.Clk should be isolated with other signals by GND line;The skew between data signals is less than 20ps;
- 3.Max trace length < 3.93inches;
- 4.Trace impedance 50ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;





Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	13.RK3399 FLASH/SDMMC Controlle		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	11 of 45

RK3399_U





RK3399_D



Note: All the Power filter capacitors should be placed close to the power pins of RK3399

USB2.0 design rules:
 1. Max intra-pair skew < 4ps;
 2. Max trace length < 6inchs;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;


RK3399_S



Note: All the Power filter capacitors should be placed close to the power pins of RK3399

USB3.0 design rules:
 1. Max intra-pair skew < 4ps;
 2. Max length skew between TX and RX < 1.6ns;
 3. Max trace length < 6inchs;
 4. Max allowed via < 4;
 5. Trace impedance 90ohm+/-10%;
 6. The distance between other signals follows the 3W rule;


RK3399_T




DP design rules:
 1. Max intra-pair skew < 4ps;
 2. Max trace length < 6inchs;
 3. Max allowed via < 4;
 4. Trace impedance 90ohm+/-10%;
 5. The distance between other signals follows the 3W rule;

Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	14.RK3399_USB/USIC_Controller		
Date:	Tuesday, August 21, 2016	Rev:	V1.3
Designed by:	Linus	Sheet:	12 of 45

RK3399_V




Note: All the Power filter capacitors should be placed close to the power pins of RK3399



	RAM ID	R1500 PU	R1501 PD
DDR3/DDR3L	0.6V	200K	100K
LPDDR3	0.112V	150K	10K
LPDDR4	1.5V	100K	499K

KEY




Note:

1. If ADKEY_IN=0V at power-on reset, then system will enter into Recovery mode.
2. R1503, SW1500, ED1500 can be deleted if no need at Mass Production

RK3399_L


U1000L
RK3399

This part work in 1.8V/3.0V mode




RK3399_P

U1000P
RK3399



RK3399_R


U1000R
RK3399



MIPI design rules:

1. Max intra-pair skew < 4ps;
2. Max length skew between clk and data < 7ps;
3. Max trace length < 7.2inches;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;


Note: All the Power filter capacitors should be placed close to the power pins of RK3399

 Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF
File:	16.RK3399 DVP Interface
Date:	Tuesday, August 21, 2018
Designed by:	Linus
Rev:	V1.3
Sheet:	14 of 45

RK3399_N


HDMI design rules:

- 1.Max intra-pair skew < 4ps;
- 2.Max length skew between clk and data < 80ps;
- 3.Max trace length < 9.8inchs;
- 4.Max allowed via < 4;
- 5.Trace impedance 100ohm+/-10%;
- 6.The distance between other signals follows the 3W rule;




Note:All the Power filter capacitors should be placed close to the power pins of RK3399

RK3399_Q



RK3399_M



eDP design rules:


- 1.Max intra-pair skew < 4 ps;
- 2.Max trace length < 6inchs;
- 3.Max allowed via < 4;
- 4.Trace impedance 90ohm+/-10%;
- 5.The distance between other signals follows the 3W rule;



Fuzhou Rockchip Electronics


Project:	RK3399_BOX_REF		
File:	17.RK3399 Display Interface		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	15 of 45

RK3399_I




Note: All the Power filter capacitors should be placed close to the power pins of RK3399

RK3399_E



Note: All the Power filter capacitors should be placed close to the power pins of RK3399


RK3399_G




Note: All the Power filter capacitors should be placed close to the power pins of RK3399

1.8V Only	VDDPST=VDDIO=1.8V
3.3V Only	VDDPST=1.8V, VDDIO=3.3V
1.8V/3.0V mode	3.0V mode: VDDPST=1.5V, VDDIO=3.0V 1.8V mode: VDDPST=1.8V, VDDIO=1.8V

Note: All the part which support 1.8V and 3.0V mode, software config should match with hardware design.




RK3399_J



Note: All the Power filter capacitors should be placed close to the power pins of RK3399

RK3399_K




Note: All the Power filter capacitors should be placed close to the power pins of RK3399

Rackchip Fuzhou Rackchip Electronics
 瑞芯微电子

Project: RK3399_BOX_REF
 File: 16.RK3399 GPIO
 Date: Tuesday, August 21, 2016 Rev: V1.3
 Designed by: Linus Sheet: 16 of 45


RK3399_O

U10000
RK3399



PCIE design rules:

1. Max intra-pair skew < 4ps;
2. Max inter-pair skew < 1.6ns;
3. Max trace length < 14inches;
4. Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals follows the 3W rule;




Note: All the Power filter capacitors should be placed close to the power pins of RK3399



Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	19.RK3399_PCIE		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	17 of 45


DC IN & SYSTEM Power




Note: If use USB3.0 HUB, U2001 must support over 3A current

Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	20.Power-DC IN		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	18 of 45

USB2.0 HOST Port




USB3.0 HOST Port




Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	25.USB HOST Port		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	20 of 45


USB Type-C Port




USB Detection



USB Type-C CC CTRL




USB Type-C Power



ESD


Note: All the ESD components should be placed close to the port and Cj <= 0.4pF



Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	26.USB Type-C Port		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	21 of 45


USB Port

Note:USB Port for firmware download is necessary, so it can not be deleted




Common Choke and ESD


Note:All the ESD components should be placed close to the port




DP to HDMI:PS176



HDMI Output Port




PS176 Power





Note:All the Power filter capacitors should be placed close to the power pins of PS176


USB2.0 HUB



USB2.0 Port





HUB Power







Note: All the Power filter capacitors should be placed close to the power pins of GL852G

Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	28.USB2.0 HUB-GL85x (option)		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	23 of 45


USB3.0 HUB



HUB Power



SPI Flash




Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project: RK3399_BOX_REP			
File: 29.USB3.0 HUB-GL3523-1 (option)			
Date: Tuesday, August 21, 2018		Rev: V1.3	
Designed by: Linus		Sheet: 24 of 45	

Port Power

Choose one of the following options:


Option1

Power Switch CIRCUIT





Option2

POLY-FUSE CIRCUIT





Note:OVCUR1#~4# Floating : Non-Removable (Compound device)



USB3.0 Port1





USB3.0 Port2



USB3.0 Port3






USB3.0 Port4






Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project: RK3399_BOX_REP			
File: 30.USB3.0 HUB-GL3523-2 (option)			
Date: Tuesday, August 21, 2016		Rev: V1.3	
Designed by: Linus		Sheet: 25	of 45

DDR3 4x16bit

Note: The simulation frequency of the template is 800MHz.
Remind: Refer to the latest AVL for parts selection.



Note: All the Power filter capacitors should be placed close to the power pins of DDR








Note: All the Power filter capacitors should be placed close to the power pins of DDR


Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project: RK3399_BOX_REF			
File: 32.RAM-DDR3 4x16bit(option)			
Date: Tuesday, August 21, 2016		Rev: V1.3	
Designed by: Linus		Sheet: 26 of 45	

LPDDR3 2x32bit 178ball




Note: The simulation frequency of the template is 800MHz.
Remind: Refer to the latest AVL for parts selection.



Note: All the Power filter capacitors should be placed close to the power pins of DDR






Note: All the Power filter capacitors should be placed close to the power pins of DDR




Note:
 $Vih = VCC$
 $Vil = VCC \cdot Ron / (Ron + Rodt)$
 $VREFDQ_DDR = (Vih + Vil) / 2$
 eg: $VCC = 1.2V, Ron = 34ohm, Rodt = 240ohm$
 so, $Vih = 1.2V, Vil = 0.149V, VREFDQ_DDR = 0.674V$


eMMC FLASH



Note: All the Power filter capacitors should be placed close to the power pins of eMMC



Note:
Reserve TestPoint for firmware update.
If EMMC_CLKO=0V at power-on reset,
then system will enter into Maskrom mode.



 Fuzhou Rockchip Electronics 瑞芯微电子			
Project:	RK3399_BOX_REF		
File:	40.Memory-eMMC		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	28 of 45

USB WIFI MODULE

RF Microstrip
 $Z_0 = 50 \text{ ohm}$



Project:	RK3399_BOX_REF		
File:	60.WIFI-USB (option)		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	29 of 45



SDIO WIFI/BT MODULE

Note: VBAT voltage range is 3.0V~4.8V,
and peak-current is at least 400mA.

YES: should mounted; NO: don't mounted

	Option1	Option2	Option3	
AP6212	26MHz	NO	NO	
AP6330	26MHz	NO	NO	
AP6335	37.4MHz	YES	YES	ac
XZ3660	26MHz	NO	NO	

RF Microstrip
Z0= 50 ohm



Rackchip 瑞芯微电子 Fuzhou Rockchip Electronics

Project: RK3399_BOX_REF

File: 61.WIFI/BT-AP6xxx (option)


Date: Tuesday, August 21, 2018 Rev: V1.3

Designed by: Linus Sheet: 30 of 45

SDIO WIFI/BT MODULE-MIMO

Note:VBAT voltage range is 3.0V~4.8V,
and peak-current is at least 400mA.




RF Microstrip
Z0= 50 ohm






 Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399_BOX_REF
File:	63.WIFI/BT MIMO-AP63xx
Date:	Tuesday, August 21, 2018
Rev:	V1.3
Designed by:	Linus
Sheet:	31 of 45

EMAC 10/100 MII Ethernet PHY






Power



GMAC 10/100/1000 RGMII Ethernet PHY











Reserve for ESD and cable discharge,
it can be deleted if no need.





Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project: RK3399_BOX_REF		File: 66.GMAC-RTL8211E	
Date: Tuesday, August 21, 2016		Rev: V1.3	
Designed by: Linus		Sheet: 33 of 45	


GMAC 10/100/1000 RGMII Ethernet PHY




Microphone Array




Power







Note:
If it have the audio daughter board,
please use independent power
supply replace.



Note: The SDI line should have a 100kohm PD resistor to discharge the line during the time that all microphones on the bus have tristated their outputs.


		Fuzhou Rockchip Electronics	
Project:		RK3399_BOX_REF	
File:		74.Microphone Array	
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	35 of 45

HDMI Output




ESD

Note: All the ESD components should be placed close to the port and $C_j < 0.4\text{pF}$




Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	80.HDMI Output		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	36 of 45


HDMI INPUT




HDMI to MIPI:TC358749XBG



Power



SPDIF OUT



Project:	RK3399_BOX_REF		
File:	82.SPDIF Output		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	38 of 45





PCIe slot-NGFF/M.2

Note: VCC3V3_PCIE peak-current is at least 1.5A.


PCIe_CLKREQ# << R83001 22R 5% 2 R0402 PCIe_CLKREQ_3V3_L

WIFI_HOST_WAKE# << R83011 22R 5% 2 R0402 WIFI_HOST_WAKE_3V3_L

From WIFI OD output to RK3399



From RK3399 output to WIFI





PCIe_REF_CLK_P << R83011 22R 5% 2 R0402 PCIe_REF_CLK_3V3_L

PCIe_REF_CLK_N << R83011 22R 5% 2 R0402 PCIe_REF_CLK_3V3_L

PCIe_CLKREQ_3V3 << R83001 22R 5% 2 R0402 PCIe_CLKREQ_3V3_L

WIFI_HOST_WAKE_3V3 << R83011 22R 5% 2 R0402 WIFI_HOST_WAKE_3V3_L



Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	83.PCIE Slot-NGFF/M.2		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	39 of 45



PCIe slot-x4

Note: VCC3V3_PCIE peak-current is at least 1.5A.





PCIE_CLKREQ# << R84011 22R 5% 2 R0402 PCIE_CLKREQ_3V3_L

WIFI_HOST_WAKE# << R84021 22R 5% 2 R0402 PCIE_WAKE_3V3_L

From WIFI OD output to RK3399




From RK3399 output to WIFI




Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399_BOX_REF		
File:	84.PCIE Slot-x4 (option)		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	40 of 45

DP Output




Power



ESD


Note: All the ESD components should be placed close to the port and $C_j < 0.4\text{pF}$




Rockchip
瑞芯微电子 Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	85.DP Output		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	41 of 45

TF CARD




UART for debug




Project:	RK3399_BOX_REF		
File:	91.TF Card/UART		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	42 of 45

IR Receiver




Option

External IR receiving interface




IR Power




LED

Note:
Blue LED shows work states,
Red LED shows shutdown states



Option

IR receiving feedback LED




Rockchip
瑞芯微电子 Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	93.IR Receiver/LED Controller		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	43 of 45

HEATSINK/FAN(option)


Note:Power for FAN,It can be deleted if no need.



Project:	RK3399_BOX_REF		
File:	95.HEATSINK/FAN (option)		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	44 of 45

eFUSE(option)

Note:Power for eFUSE Program,it is recommended to reserve on the tooling.It can be deleted if no need.



Fuzhou Rockchip Electronics

Project:	RK3399_BOX_REF		
File:	96.eFUSE (option)		
Date:	Tuesday, August 21, 2018	Rev:	V1.3
Designed by:	Linus	Sheet:	45 of 45