[PATCH 0/5] Add SYS and GIC clock entries for RZ/V2H(P) SoC

[Prabhakar <prabhakar.csengg@xxxxxxxxx>]

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@xxxxxxxxxxxxxx>

Hi All,

This patch series adds support for clock and reset entries for GIC and
SYS, along with some cleanup and fixes to the CPG family driver.

Cheers,
Prabhakar

Lad Prabhakar (5):
  clk: renesas: rzv2h: Fix use-after-free in MSTOP refcount handling
  clk: renesas: rzv2h: Relocate MSTOP-related macros to the family
    driver
  clk: renesas: rzv2h: Simplify BUS_MSTOP macros and field extraction
  clk: renesas: r9a09g057: Add reset entry for SYS
  clk: renesas: r9a09g057: Add clock and reset entries for GIC

 drivers/clk/renesas/r9a09g057-cpg.c |  5 +++++
 drivers/clk/renesas/rzv2h-cpg.c     | 15 +++++++++++----
 drivers/clk/renesas/rzv2h-cpg.h     |  8 ++++----
 3 files changed, 20 insertions(+), 8 deletions(-)

-- 
2.43.0