When dead time error occurs or the GTIOCA pin output value is
the same as the GTIOCB pin output value, output protection is
required. GPT detects this condition and generates output disable
requests to POEG based on the settings in the output disable request
permission bits, such as GTINTAD.GRPDTE, GTINTAD.GRPABH,
GTINTAD.GRPABL. After the POEG receives output disable requests from
each channel and calculates external input using an OR operation, the
POEG generates output disable requests to GPT.
This patch adds support for output disable request from gpt,
when same time output level is high.
Signed-off-by: Biju Das <biju.das.jz@xxxxxxxxxxxxxx>
---
drivers/pwm/pwm-rzg2l-gpt.c | 111 ++++++++++++++++++++++++++
include/linux/soc/renesas/rzg2l-gpt.h | 32 ++++++++
2 files changed, 143 insertions(+)
create mode 100644 include/linux/soc/renesas/rzg2l-gpt.h
diff --git a/drivers/pwm/pwm-rzg2l-gpt.c b/drivers/pwm/pwm-rzg2l-gpt.c
index 6bf407550326..bcf843b51e3d 100644
--- a/drivers/pwm/pwm-rzg2l-gpt.c
+++ b/drivers/pwm/pwm-rzg2l-gpt.c
@@ -26,12 +26,14 @@
#include <linux/pm_runtime.h>
#include <linux/pwm.h>
#include <linux/reset.h>
+#include <linux/soc/renesas/rzg2l-gpt.h>
#include <linux/time.h>
#define RZG2L_GTCR 0x2c
#define RZG2L_GTUDDTYC 0x30
#define RZG2L_GTIOR 0x34
#define RZG2L_GTINTAD 0x38
+#define RZG2L_GTST 0x3c
#define RZG2L_GTBER 0x40
#define RZG2L_GTCNT 0x48
#define RZG2L_GTCCRA 0x4c
@@ -72,6 +74,12 @@
(FIELD_PREP(RZG2L_GTIOR_GTIOB, RZG2L_INIT_OUT_LO_OUT_LO_END_TOGGLE) | RZG2L_GTIOR_OBE)
#define RZG2L_GTINTAD_GRP_MASK GENMASK(25, 24)
+#define RZG2L_GTINTAD_OUTPUT_DISABLE_SAME_LEVEL_HIGH BIT(29)
+
+#define RZG2L_GTST_OABHF BIT(29)
+#define RZG2L_GTST_OABLF BIT(30)
+
+#define RZG2L_GTST_POEG_IRQ_MASK GENMASK(30, 28)
#define RZG2L_GTCCR(i) (0x4c + 4 * (i))
@@ -458,6 +466,109 @@ static const struct dev_pm_ops rzg2l_gpt_pm_ops = {
SET_RUNTIME_PM_OPS(rzg2l_gpt_pm_runtime_suspend, rzg2l_gpt_pm_runtime_resume, NULL)
};
+u32 rzg2l_gpt_poeg_disable_req_irq_status(void *dev, u8 grp)
+{
+ u8 bitpos = grp * RZG2L_MAX_HW_CHANNELS;
+ struct rzg2l_gpt_chip *rzg2l_gpt;
+ unsigned int i;
+ u32 val = 0;
+ u32 offs;
+ u32 reg;
+
+ rzg2l_gpt = dev_get_drvdata(dev);
+ for (i = 0; i < RZG2L_MAX_HW_CHANNELS; i++) {
+ val <<= 3;
+ if (!test_bit(bitpos + i, rzg2l_gpt->poeg_gpt_link))
+ continue;
+
+ offs = RZG2L_GET_CH_OFFS(i);
+ reg = rzg2l_gpt_read(rzg2l_gpt, offs + RZG2L_GTST);
+ val |= FIELD_GET(RZG2L_GTST_POEG_IRQ_MASK, reg);
+ }
+
+ return val;
+}
+EXPORT_SYMBOL_GPL(rzg2l_gpt_poeg_disable_req_irq_status);
+
+int rzg2l_gpt_poeg_disable_req_clr(void *dev, u8 grp)
+{
+ u8 bitpos = grp * RZG2L_MAX_HW_CHANNELS;
+ struct rzg2l_gpt_chip *rzg2l_gpt;
+ unsigned int i;
+ u32 offs;
+ u32 reg;
+
+ rzg2l_gpt = dev_get_drvdata(dev);
+ for (i = 0; i < RZG2L_MAX_HW_CHANNELS; i++) {
+ if (!test_bit(bitpos + i, rzg2l_gpt->poeg_gpt_link))
+ continue;
+
+ offs = RZG2L_GET_CH_OFFS(i);
+ reg = rzg2l_gpt_read(rzg2l_gpt, offs + RZG2L_GTST);
+
+ if (reg & (RZG2L_GTST_OABHF | RZG2L_GTST_OABLF))
+ rzg2l_gpt_modify(rzg2l_gpt, offs + RZG2L_GTIOR,
+ RZG2L_GTIOR_OBE, 0);
+ }
+
+ return 0;
+}
+EXPORT_SYMBOL_GPL(rzg2l_gpt_poeg_disable_req_clr);
+
+int rzg2l_gpt_pin_reenable(void *dev, u8 grp)
+{
+ u8 bitpos = grp * RZG2L_MAX_HW_CHANNELS;
+ struct rzg2l_gpt_chip *rzg2l_gpt;
+ unsigned int i;
+ u32 offs;
+
+ rzg2l_gpt = dev_get_drvdata(dev);
+ for (i = 0; i < RZG2L_MAX_HW_CHANNELS; i++) {
+ if (!test_bit(bitpos + i, rzg2l_gpt->poeg_gpt_link))
+ continue;
+
+ offs = RZG2L_GET_CH_OFFS(i);
+ rzg2l_gpt_modify(rzg2l_gpt, offs + RZG2L_GTIOR,
+ RZG2L_GTIOR_OBE, RZG2L_GTIOR_OBE);
+ }
+ return 0;
+}
+EXPORT_SYMBOL_GPL(rzg2l_gpt_pin_reenable);
+
+static int rzg2l_gpt_poeg_disable_req_endisable(void *dev, u8 grp, int op, bool on)
+{
+ u8 bitpos = grp * RZG2L_MAX_HW_CHANNELS;
+ struct rzg2l_gpt_chip *rzg2l_gpt;
+ unsigned int i;
+ u32 offs;
+
+ rzg2l_gpt = dev_get_drvdata(dev);
+ pm_runtime_get_sync(dev);
+
+ for (i = 0; i < RZG2L_MAX_HW_CHANNELS; i++) {
+ if (!test_bit(bitpos + i, rzg2l_gpt->poeg_gpt_link))
+ continue;
+
+ offs = RZG2L_GET_CH_OFFS(i);
+ if (on)
+ rzg2l_gpt_modify(rzg2l_gpt, offs + RZG2L_GTINTAD, op, op);
+ else
+ rzg2l_gpt_modify(rzg2l_gpt, offs + RZG2L_GTINTAD, op, 0);
+ }
+
+ pm_runtime_put(dev);
+
+ return 0;
+}
+
+int rzg2l_gpt_poeg_disable_req_both_high(void *dev, u8 grp, bool on)
+{
+ int id = RZG2L_GTINTAD_OUTPUT_DISABLE_SAME_LEVEL_HIGH;
+
+ return rzg2l_gpt_poeg_disable_req_endisable(dev, grp, id, on);
+}
+EXPORT_SYMBOL_GPL(rzg2l_gpt_poeg_disable_req_both_high);
+
static void rzg2l_gpt_reset_assert_pm_disable(void *data)
{
struct rzg2l_gpt_chip *rzg2l_gpt = data;
diff --git a/include/linux/soc/renesas/rzg2l-gpt.h b/include/linux/soc/renesas/rzg2l-gpt.h
new file mode 100644
index 000000000000..87e641fd8732
--- /dev/null
+++ b/include/linux/soc/renesas/rzg2l-gpt.h
@@ -0,0 +1,32 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+#ifndef __LINUX_SOC_RENESAS_RZG2L_GPT_H__
+#define __LINUX_SOC_RENESAS_RZG2L_GPT_H__
+
+#if IS_ENABLED(CONFIG_PWM_RZG2L_GPT)
+u32 rzg2l_gpt_poeg_disable_req_irq_status(void *dev, u8 grp);
+int rzg2l_gpt_poeg_disable_req_clr(void *gpt_device, u8 grp);
+int rzg2l_gpt_pin_reenable(void *gpt_device, u8 grp);
+int rzg2l_gpt_poeg_disable_req_both_high(void *gpt_device, u8 grp, bool on);
+#else
+static inline u32 rzg2l_gpt_poeg_disable_req_irq_status(void *dev, u8 grp)
+{
+ return -ENODEV;
+}
+
+static inline int rzg2l_gpt_poeg_disable_req_clr(void *gpt_device, u8 grp)
+{
+ return -ENODEV;
+}
+
+static inline int rzg2l_gpt_pin_reenable(void *gpt_device, u8 grp)
+{
+ return -ENODEV;
+}
+
+static inline int rzg2l_gpt_poeg_disable_req_both_high(void *gpt_device, u8 grp, bool on)
+{
+ return -ENODEV;
+}
+#endif
+
+#endif /* __LINUX_SOC_RENESAS_RZG2L_GPT_H__ */
--
2.25.1
